ABSTRACT. A two-valued logic software minimizing, Compact and Integrated T ASIM Logic (CIT ALOG) closure has been developed for realizing logical operators and Boolean functions of any finite number of operands and any finite number of variables under the well-defined construction and operating rules of T ASIM in order to find the self minimizing software designs of the hardware structures in the Logic Design.
Introduction
Regular expressions and their finite-state transducers are two ir:nportant notions in the theory of computation [l] . The notion of classical logic is well known by the references of [1, 2, 5, 6 ] recorded in Ref. [Z] . We know that over the last two or three decades, computer hardware has undergone dramatic cost reduction by the application of the classical logic to the fundamental parts of hardware design [3] . This has not been accompanied by corresponding reductions in the software cost of computing systems. Software developments still takes -75% of the total computing system budget in our time, compared with 5% in the 1950's. Hence, we need a new technique for software minimization. For this reason, a Tidy Automatic Sequential Informationprocessing Mechanism, which is called TASIM, was developed [z.4] . It is a functional high-level formal language for creating and realizing T ASIM definable regular expressions and their finite-state transducers as software in aT ASIM closure tC. Some logic operators in the closure of unary and binary logic operators were realized by T ASIM[Z,4,S]. Some algebraic data structures were studied in terms of T ASIM [6] . A notion of T ASIM logic was developed and used for the realization of Boolean 
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Fevzi Onll Algebra. Syntax, semantics and pragmatics of a T ASIM closure tC over an alphabet AA are formalized [7) . TASIM logic realizations of (a) a generalized TASIM multiplex, (b) compact and integrated T ASIM flip-flop closures for software designs of hardware structures, and (c) TASIM storage closure were developed[8J. The notion of high level programming languages can be found in Ref. [9) .
In this paper, the author is studying a two-valued logical software minimizing, Compact and Integrated TASIM Logic (CITALOG) closure %tC as a subset of a T ASIM closure tC over an alphabet AA for realizing logical operators of any finite number of operands, and Boolean functions of any finite number of variables in order to find the software designs of hardware structures in the logic design. For this, all necessary rules of minimizations were introduced into T ASIM for minimizing a T ASIM program automatically in The % tC.
Four sections follow this section. In section two we introduce the notations used in the article and give their meanings. In section three we present the notion of CIT ALOG closure. Section four is on applications. Section five is on the conclusion. An appendix is added to this paper. One can find a table for all logic operators in the unary operator closure, and also a table for all logic operators in the binary logic operator closure of the Logic Design in this appendix. CIT ALOG CIT ALOG operator closure in %tCfor n is in P.
An n-ary instruction in the two-valued CIT ALOG closure %tCfor n is inP. Two-valued CIT ALOG instruction closure in %tC for n is in P.
Compact and Integrated T Asim LOGic. The nth CIT ALOG variable for n is in P. The [n + 1 ]th CIT ALOG variable for n is in P.
Two-Valued CIT ALOG Closure
In this section we define a two-valued self minimizing 'Compact and Integrated TASIM Logic (CITALOG) closure' and study its properties. (
iscalleda unary instruction in the two-valued CIT ALOG closure o;otC for n = 1.
(
(c) ICfnl is in %tCimplies that ICfnl is in tC.
Theorem 1 (Fundamental Theorem 1)
Let %tC be a CITALOG closure. If Q and R any two arbitrary TASIMs in tC which do not contain the bodies of T and F in Vas independent variables, then:
Proof
Let %tC be a CIT ALOG closure. Let Q and R be two arbitrary T ASIMs in tC satisfying conditions in the hypothesis of the theorem, then:
= Q.
Theorem 2 (Fundamental Theorem 2)
Let %tC be a two-valued CIT ALOG closure. If x and yare two arbitrary CIT ALOG variables on the two-valued ivasmode V = {F, T} and x' and y' are their complements on V, then the following self minimizings exist i,n the two-valued CIT ALOG closure %tC.
( Hence, «x'@y')y') = y' is true for all possible combinational values ofx and yon V. 
is obtained for c 
is obtained for c { 0, 1, 2, 3, . .., 2n -1 }. It is true that the first 2n -1 states in the Table 1  are realizable is realizable by
T TT c[2n -1] Corollary 1
AT ASIM closure tC which covers a two-valued CIT ALOG closure %tC realizes and automatically minimizes any arbitrarily given two-valued logic function in the Logic Design.
Corollary 2
If x and yare two two-valued variables on the ivasmode V = { T, F} in a two-valued CIT ALOG closure %tC, and x' and y' are their complements on V then %tC has the following partitions of semantic equality for logical software minimizing instructions on V:
(1) F = «x@F)F) = «x@F)x) = «x@x')F = «x@x')x) = «~'@F)F) = «x'@F)x') = «x'@x)F) = «x'@x)x'), (2) T = «x@7)7) = «x@7)x') = «x@x)T = «x@x')x) = «x'@7)7) = «x'@7)x) = «x'@)7) = «x'@x')x), (3) x = «x@7)F) = «x@7)x) = «x@x)F = «x@x)x) = «x'@F)7) = «x'@F)x) = (x'@xJ7) = «x'@x)x), (4) x' = «x@F)7) = «x@F)x') = «x@x')T = «x@x')x') = «x'@7)F) = «x'@7)x') = «x@x')F) = «x'@x')x'), (5) y = «x@y) = «x'@y)y), (6) y' = «x@y')y') = «x'@y')y'). implies that
This operator realizes all binary and 2-valued logic operator and functions in the Logic Design.
Example 2
By the same derivation method in Example 1 :
= ux [3] Table  3a and compare it by the Boolean function that one can obtain from the K-map appearing in Table 3b .
Conclusion
In this paper, we have developed a new technique for two-valued logic software minimizing information processing algorithms as T ASIM programs in the two-valued CIT ALOG closure for realizing two-valued logic operators and functions of any I~ 1 -I «x[l]@l)l») 45 5 432
finite number of operands and any finite number of variables. It has a power of self minimizing automatically two-valued logic functions with any finite number of variables in any two-valued logic. This may help to create a new technology in the Logic Design and also may produce software minimization techniques for realizing algorithms and data structures. In this line, the author is studying on (a) a two-valued minimizing CIT ALOG virtual machine as a software structure for minimizing any finite two-valued logic function, (1;» a minimizing TASIM virtual machine for minimizing software structures in T ASIM.
Appendix The Truth Tables for the Unary and Binary Logic Operators
This appendix is for introducing the truth tables of unary and binary operators in the Logic Design. For this reason Table 1 contains the four possible two-valued  operators and Table 2 
